Introduction
This chapter deals with the designing strategy and process integration for a small On-ChipAntenna (OCA) with a small Radio Frequency Identification (RFID) tag on a chip-area 0.64 x 0.64 mm at 2.45 GHz for communication in near field. On the other hand, communication between Reader device and set of OCA-Tag is based on inductive coupling. Embedded antenna is an important step down into the route of miniaturisation. A special micro-galvanic process that can take place on a normal CMOS wafer makes it possible. The coil could be placed directly onto the isolator of the silicon chip in the form of a planar (single layer) spiral arrangement and contacted to the circuit below by means conventional openings in the passivation layer (e.g., Usami, 2004) . Dimension of the conductor flows in the range of 5-10 µm with a layer thickness of 15-30 µm (Finkenzeller, 2003) . RF signal can be radiated effectively if the linear dimension of the antenna is comparable with the wavelength of the operating frequency; however, the wavelength at 2.45 GHz is 12.24 centimetres. Due the size minimization of the transponder (reducing its area), a loop antenna in the shape of a coil that is resonating have to be used. Since the operating read range of these tags is relatively small compared to a wavelength, they operate in the nearfield radiation region. The tag made up of OCA is preferred to save a major portion of the assembly cost in fabrication and it also enhances the system reliability. Design strategy and communication principles are introduced by the description of its equivalent circuit parameters. The next step is matching network design and simulation 0.64 mm 0.64 mm Embedded RF Antenna Ultra -Small RFID Chip (µ-chip) must be matched with the input impedance of the subsequent circuit, Z RC , in order to deliver the maximum obtainable energy to the Chip. Furthermore, this Matching Network has to be only constructed from capacitors since inductors will share the energy in OCA and thus reduce the efficiency of the coil. On the other hand, selected Chip contains Doubler Schottky rectifier (Prat, 1999) and internal capacitance, which are responsible for converting AC signal into DC. Indeed, not only rectifier capacitance is usually assumed integrated, but also parasitic capacitances of the Tag's Chip material. In terms of analysis, load process of the Chip is often modelled by a resistance at its highest current usage (Atmel, 2002) at power-up reset or during an EEPROM write. Keeping the resistance of the coil to the minimum permits to enhance the quality factor, Q, of the antenna and increase the available energy to the Tag. In order to obtain the high electric potential induced, OCA must be designed with a large inductive reactance. Furthermore, OCA must be fabricated of a required Q-factor performance to satisfy the matching, and a rate around 3 is assumed (Guo et al, 2006) . 
Parameters
Voltage induced in the antenna, V OCA , involves both the Tag and the Reader coils in a linear expresion, as it can be check in formula 2. J reader is the current throughout the Reader's antenna.
Where ω is the circular frequency (ω = 2П f) and K is the coupling coefficient between OCA and reader's antenna. Power delivered to the Chip (3), understanding loading stage (figure 4) as the set of Matching network, Double rectifier, the Chip and its input voltage is assumed as follows: 
In terms of design process, when the Chip is properly matched with the antenna coil (5), the maximum voltage (7) and power (6) 
According to the Power maximum load and the theory of the Q-factor in the resonant LC circuit, detailed below in section 4.1, both factors can be expressed in function of each other. Thus, the voltage supplied to the load depends on the voltage of the OCA. Achieving a higher Q-factor is faced, and 3 is assumed optimal value as reported in the initial part of this section. 
Circuit modelling
The suggested design scenario starts with co-designing of the reader's antenna (L reader ) and OCA (L OCA ) based on the available fabrication technology to meet the required specifications. Besides, Q-factor for the power conversion is specified on the based of threedimensional electromagnetic simulation would determine the Tag's efficiency. Matching Network between OCA and Chip takes an important stage and it is considered through checking the input impedance of the circuit. Overall, goals must meet according to the specifications provided by manufacturer of the Chip.
Fig. 5. Equivalent Schematic made by lumped elements

Design goals
Maximum power at the entrance of the Chip from the reader's antenna takes an important requirement to face within design process of the antenna. It is a full duplex system; this means that Tag must be designed to receive and send data, allowing signal communication between Reader and Chip. The RFID antenna receives signal from the reader's antenna and the signal is powering the Chip when OCA delivers voltage enough to wake up the Integrated Chip. In transmitting mode, Chip is serving as a source and also responsible for sending out its stored data through the RFID antenna. The most important and critical design-procedure is transmitting part, to such an extend if the best results in this mode are achieved, there are also the best outcomes in receiving mode.
The most important tag performance characteristic is read range. One limitation on the range is the maximum distance from which the tag receives just enough power to turn on from the reader. Another limitation is the maximum distance from which the reader can detect this signal from the tag. The read range is the smaller of two distances (typically, the first one since RFID reader sensitivity is usually high). Because reader sensitivity is typically high in comparison with the tag, the read range is defined by the tag response threshold. Read range is also sensitive to the tag orientation, the material of the tag is placed on, and to the propagation environment. Theoretical read range depends on the power reflection coefficient and can be calculated using the Friis free-space formula as:
where λ is the wavelength, Pt is the power transmitted by the RFID reader, Gt is the gain of the transmitting antenna ( PtGt is EIRP, equivalent isotropic radiated power), Gr is the gain of the receiving tag antenna, Pth is the minimum threshold power necessary to power up
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the chip. Typically Pt, Gt, Gr and Pth are slow varying, and |s|2 is dominant in frequency dependence and primarily determines the tag resonance. Received power in decibel, formula 12, where L system is the system losses that need to be taken into account during the measurement. This includes the cable and connector losses, temperature differences that cause internal losses in the instruments (i.e. antenna + transceiver of reader and tag). Indeed, our main goal is to deliver the maximum power from the chip to the OCA during transmitting mode in terms of feeding our Tag; once internal impedance of the tag (Z RC, figure 4 and 5) is known and the type of the antenna is chosen (coil), tuning step will support us to achieve the final goal in terms of matching dimension between OCA and Tag.
( ) 
Matching network
Initially, as discussed before, Antenna's impedance is fixed to Tag's conjugated one at the frequency working (5).Both in figure 6 and 7 are useful to locate the input impedance of the double rectifier plus Chip (IC); Smith Diagram has been used through Mixed Series and Parallel Connections software, v. 2.8. Parameters such as equivalent impedance, admittance, its series and parallel scheme and its location in the Z-Smith Chart can be observed.
OCA's resistance must be kept as small as possible in order to get a higher Q-factor inductor coil antenna. Since capacitors are exclusively employed in the matching network and trying to get a good Q-factor of the OCA, suitable values for equivalent impedance will be computed and analyzed. Besides, capacitors influence only in imaginary part of the impedance within reactance part, but not in resistance. According to all of these OCA resistance can be designed equally to the Tag resistance, formula 14.
On the other hand, relationship between reactance and resistance given below (15) together with Q-factor around 3, provide a consistent and a reliable design of OCA's impedance.
As a result, a consistent reactance for the tag antenna is X OCA ≈ 240Ω (L OCA =15.6nH) is concluded. The impedance of OCA could be Z OCA =80+j240 Ω, and formula 16 shows the normalized value according to the characteristic impedance, which is located at the uphemisphere of the Smith Chart, figure 8:
As it can be seen, OCA impedance has an inductive feature, which is coherent with the type of antenna, a coil. It is actually an inductive set by both the reader and the Tag coils. In this case, the matching area is the region inside of the Middle-Line and the frontier of the resistance and conductance in the down-hemisphere. An ideal case would be if OCA antenna Impedance is exactly as the Chip input one; then no Matching network would be needed because both stages would be already matched, Table 1 . Data Point Numbers with its corresponding impedance and Q-factor at 2,45 GHz. Fig. 9 . Z-Smith Chart of the circuit impedance and its corresponding matching conjugated point.
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Near Field On Chip RFID Antenna Design Table 1 shows that the Q-factor for the circuit's impedance -2,9 -is quite close to the value we want to reach. Anyway, we have designed a suitable matching network and for that reason the capacitors inside this network are so small. Actually, using this matching we can reach Q-factor equal to 3. Matching Network is used to achieve formula 5 though the use of Smith Chart. According to the theory of RF adaption, a serial capacitor (C 1 =6.6pF) plus a parallel capacitor (C 2 =2.8pF) are chosen after analyzing some tests based on Smith Chart and considering desired goals. Table 2 . impedance and Q-factor at 2,45 GHz
In fact, the set of the Integrated Chip, matching network and transformer can be analyzed as a RLC resonant circuit. Then, in chapter 4.1, a study of the whole circuit and its response is going to be performed.
Resonant circuit RLC parallel process.
The equivalent Circuit model of the Reader plus the entire Tag can be modelled as a parallel resonant circuit LC (Yan et al, 2006) . According to coupling volume theory the resonance is required to make good use of the power transferred to the label antenna.
Optimal power transferred to the label antenna is achieved through coil inductance at the carrier frequency resonance (f resonant =f 0 =2.45 GHz). The capacitor's chip is about 28pF, which fulfills our goals, also being acceptable compared to other researches (e.g., Sabri et al, 2006) . On the other hand, designed capacitance is charged up to 1.5 V level in less than 50 s (Gregori et al, 2004) in order to deliver an output voltage higher than 1.2V to the Chip. After analyzing whole equivalent impedance, set by lumped elements, on the right side of the Receiver (figure 11), Transformer's equivalent circuit will lead us to study and determine the OCA and reader antennas (figure 12). According to the electrical equivalent scheme of the transformer, both coils inductances can be substituted by the reader antenna introducing a new parameter n, which is the proportional to the reader antenna and inversely proportional to the Tag. Assuming that Z is composed by R OCA and X load in series, as figure 7 shows. Thus, Z= R OCA +R load ||C load = 160 Ω || 270 pF.
Fig. 13. Equivalent RLC circuit
Resonant RLC circuit provides (figure 13), through formula 18 a relationship between both coils and parameter n, a solution for the reader's coil at resonant frequency of the circuit, f 0 .
Actually, the final expression for the Reader's inductance depends on the value of the OCA's inductance and the capacitors located at the matching network. Thus, Tag's antenna has been finally designed by L reader =15,6 nH and n=1. As a result, figure 14 shows the equivalent circuit of the entire Tag, which describe the same behaviour, working at the ressonant frequency and delivering enough voltage to feed the Chip (wake-up voltage claimed by producer into datasheet is 1.4V). Therefore, the input signal, after rectifier stage, supplied to the subsequent circuit will be stable for establishing and mainteinance a communication between reader and Tag within a near field.
Tag antenna geometry
The type of chosen antenna is called a magnetic dipole antenna. Where the radius of the loop and the current (I) which has a Φ orientation and the radiation vector is: 
The expressions for the radiation vector in a loop in polar coordinates can be expressed (r, , Φ): 
Where is the impedance wave and k is the wave number. From the centre of the loop, its near magnetic field radiation falls off with r-3 and increases linearly with the number of turns N. Reminding that µ0 is the permeability of the free space (µ 0 =4π·10 -7 ). 
5.1 Structure OCA schematic structure consists of a copper coil layer (Cu/USG single damascene process loop) with thickness of 1 µm to come up with both optimal Q-factor for the power conversion and match the antenna to the subsequent Chip. OCA was also covered by a 0,5 µm silicon nitride as passivation. Then, a thick dielectric undoped SiO 2 (USG) layer ~ 19,3 µm. The coil and Al-shielding layer are interspaced by a SiO 2 dielectric substrate containing deep vias, with a lower thickness of the metal. In order to resume the mutual EM interference between OCA and the tag's circuit an AL-shielding layer is used. It also enhances the Q-factor, reducing its rate. Finally, the silicon substrate is given by closed boundary (ground) to represent the backing plate.
Design
The optimal goal in terms of size, minimizing OCA in order to suit with the Integrated Chip dimension which is 0,64mm x 0.64 mm. Modelling is initiated by entering the substrate details of the layers such as shown in figure 16 . Details depend upon whether the substrate layer is ossless, lossy, or a conducting layer, it is important to achieve these parameters in the l correct manner. For lossless substrates such as silicon dioxide (SiO 2 ) the relative permittivity (ε r =4.1) and thickness is entered. For substrates with complex permittivity (and hence lossy) such as silicon (Si), the real part of the permittivity is entered together with a conductivity value in S/m. For metals, parameters are conductivity and thickness (Wilson, 2002) . The variations of Q-factor pointed to the thickness of the substrate -19,3 µm thickness of SiO 2 -of OCA's Coil (Guo et al, 2004) . Nevertheless, Metal thickness (Cu) is set to 1 µm in order to design the steady antenna, when longer copper increases the real part of the impedance. OCA design is performed through software IE3D; all parameters given previously with adviced geometry of the coil. OCA impedance is characterized through reactance and resistance computed from the measured S 11 parameter at the working frequency (f 0 = 2.45 GHz), and dimension optimisation is performed in order to reach global goals; both size and load impedance. Going in depth with the main goal, in terms of size, minimizing OCA in order to suit with the Tag dimension which is 0,64mm x 0.64 mm. Looking at the pattern, by changing the space of trace width and line spacing, input impedance of the coil becomes modified too. Actually, when playing with the width on the antenna, it means the breadth of the SiO 2 substrate layer, it is possible to modify the real part of the input impedance of the antenna. Final goal keeps on the same state; the challenge is to get 80 and 232 Ω as a real and imaginary part respectively. However, it is possible to play with the width (initially set to 12 µm) of the metals used -copper and aluminium layer -and change also the input impedance. Do not forget about the length of the inductors metallic layer, in this case copper. If it is getting longer, then the real part is increasing. Space line is set to 6 µm. It is Indeed, figure 21 shows the final Antenna's model after optimization process, a rectangular coil; 0.7 mm x 0.75 mm, which is quite close to the optimal one introduced initially. Looking at its properties and behaviour, Figure 22 shows the equivalent input impedance, computed through the S 11 parameter, which fully accomplish the desired properties. 
Conclusion
The process of fabricating the antenna on the top of the RFID chip eliminates the need for a separated and costly expensive process for antenna printing and assemblage, compulsory for a separated "off-chip" antenna which is much more times larger than the chip itself. This technology requires a layer of a suitable dielectric to be deposited on the chip surface and isolates the antenna from the circuits below. Overall, conventional RFID tags are typically of a few cm² in size and more expensive as well. In comparison, this newly developed chip
